

AMENDMENT TO THE CLAIMS:

Please cancel claims 1-5 and 9.

LISTING OF CLAIMS:

5

This listing of claims replaces all prior versions, and listings, of claims in the referenced application.

Claims 1-5 cancelled.

1

Claim 6. (Currently amended, Allowable)) ~~The apparatus of claim 1 wherein:~~

2

A tri-stable CMOS latch, having first and second inputs for receiving ternary logic signals in either a first, second, or third state, comprising:

3

4

a first series circuit coupling first and second supply voltage terminals, with

5

the first series circuit including a first PMOS transistor, including source, drain, and gate

6

terminals coupling the first supply voltage terminal to a first node, a first biasing element

7

coupling the first node to a second node, and a first NMOS transistor, including source, drain,

8

and gate terminals coupling the second node to the second supply voltage terminal;

9

a second series circuit coupling the first and second supply voltage terminals,

10

with the second series circuit including a second PMOS transistor, including source, drain,

11

and gate terminals coupling the first supply voltage terminal to a third node, a second biasing

12

element coupling the third node to a fourth node, and a second NMOS transistor, including

13

source, drain, and gate terminals coupling the fourth node to the second supply voltage

14

terminal;

15

a feedback network coupling the first node to the gate terminal of the second

16

NMOS transistor, the second node to the gate terminal of the second PMOS transistor, the

17

third node to the gate terminal of the first NMOS transistor, and the fourth node to the gate

18

terminal of the first PMOS transistor;

19

with said first and second biasing elements, and said MOS transistors

20

fabricated utilizing MOSFET technology, where said first and second biasing elements are

21

diode-connected transistors, and with the first and second biasing elements creating unequal

22

voltage drops to bias the PMOS and NMOS transistors in one of the first and second series

23

circuits in a higher-current state and the PMOS and NMOS transistor of the other of the first

24 and second series circuits in a lower-current state to achieve first and second stable operating
25 points when a ternary signal in the first or second state is received and creating substantially
26 identical voltage drops to bias the PMOS and NMOS transistors in both the first and second
27 series circuits in triode mode to achieve a third stable operating point, where the first and
28 second PMOS and NMOS transistors conduct substantially the same current, when a ternary
29 logic signal in the third state is received.

1 Claim 7. (Currently amended, Allowable) A MOS circuit comprising:
2 a current source;
3 a first clocking transistor having source, drain, and gate terminal with said
4 source terminal coupled to the current source, where the first clocking transistor conducts
5 when a first control signal, received at said gate terminal, is asserted;
6 a tristable MOS latch including:
7 first and second inputs for receiving ternary logic signals in either a
8 first, second, or third state;
9 a first series circuit coupling a first supply voltage terminal to the drain
10 terminal of said first clocking transistor, with the first series circuit including a first
11 load element coupling the first supply voltage terminal to a first node, a first biasing
12 element coupling the first node to a second node, and a first MOS transistor, including
13 source, drain, and gate terminals coupling the second node to the drain terminal of
14 said first clocking transistor;
15 a second series circuit coupling a first supply voltage terminal to the
16 drain terminal of said first clocking transistor, with the second series circuit including
17 a second load element coupling the first supply voltage terminal to a third node, a
18 second biasing element coupling the third node to a fourth node, and a second MOS
19 transistor, including source, drain, and gate terminals coupling the fourth node to the
20 drain terminal of said first clocking transistor;
21 a feedback network coupling the first node to the gate terminal of the
22 second MOS transistor and third node to the gate terminal of the first MOS transistor;
23 with said first and second load elements, said biasing elements, and
24 said MOS transistors fabricated utilizing MOSFET technology and with the first and
25 second load and biasing elements creating unequal voltage drops to bias one of the

26 MOS transistors in a higher-current state and the other MOS transistor in a lower-
27 current state to achieve first and second stable operating points when a ternary signal
28 in the first or second state is received and creating substantially identical voltage
29 drops to bias the MOS transistors in triode mode to achieve a third stable operating
30 point, where the first and second MOS transistors conduct substantially the same
31 current, when a ternary logic signal in the third state is received;
32 a second clocking transistor having source, drain, and gate terminal with its
33 source terminal coupled to the current source, where the second clocking transistor conducts
34 when a second control signal, received at said gate terminal, is asserted;
35 an input circuit including:
36 first and second circuits respectively coupling the first and third nodes
37 to the drain terminal of the second clocking transistor, with the first circuit including a
38 first input transistor having source, drain, and gate terminals, the first input transistor
39 coupled to the first input to receive a first input signal at said gate terminal and with
40 the second circuit including a second input transistor having source, drain, and gate
41 terminals, the second input transistor coupled to the second input to receive a second
42 input signal at said gate terminal;
43 where the tristable latch holds any of the first, second, or third states applied to
44 the inputs when the first control signal is asserted and the second control signal is not
45 asserted.

1 Claim 8. (Withdrawn)

1 Claim 9. (Cancelled).